A new CMOS three transistor current squaring circuit is proposed. The versatility of the circuit is shown in three applications: an eight transistor four-quadrant current multiplier/divider circuit with a THD of less than 0.8$ at an output current of 80$ of the bias current, a floating input linear V-I convertor with variable transconductance and a THD of less than 0.28$ at an output current of 120$ of the bias current and a bandwidth of above 5 Mhz, and a four-quadrant voltage multiplier.
INTRODUCTION
A squaring circuit is a fundamental computational circuit with many applications such as multipliers, RMS-DC convertors, modulators, frequency doublers and adaptive filters [1] . Until now little has been published on CMOS squaring circuits. Especially in systems where large numbers of computational circuits are needed, as for instance adaptive filters, the simplicity of the circuits is very important. The circuits to be shown here excel in simplicity, a three transistor squaring circuit, an eight transistor current multiplier, a ten transistor multiplier/divider circuit, and a thirteen transistor floating input linear V-I convertor with variable transconductance. The three transistor current squaring circuit is the basic building block with which the above mentioned circuits are built. The current relation of two MOST's with a constant sum of gate-source voltages, as explained in [2] , is exploited. Biased in this way the circuit becomes independent on geometries and process parameters. In order to maintain the validity of (2) So the simple circuit of fig.3 is the core of a four quadrant current multiplier. In order to fullfil restriction (6) the input currents have to be kept within the range:
Equation (9) shows that the circuit may also be used as a current divider circuit.
THE LINEAR V-I CONVERTOR. |Vin| <-minC(V2^2Vt), (V^-Ztjl (18) A well-known technique to achieve a linear V-I convertor is described in [3] . In this technique the tail current It is replaced by a controlled current: EXPERIMENTAL RESULTS. multiplier. This IC was fabricated in the IC processing facility of Twente University of Technology, using a retrograde twin well CMOS process [1] . As this process has isolated nwells, the circuits have been realised in PMOS because now the body-effect could be reduced by connecting the well-substrate to the source. The threshold voltage is -0.6 V. All devices have the same geometry: W-10 jm, L-20 jjm. Fig. 7 shows the performance of the squaring circuit as a Fig.7 fig.9 convertor. In fig.11 The bandwidth of these circuits is at least 5 MHz. JjAtt* Fig.8 shows the spectrum of this output signal; the fourth harmonic of the input signal is the largest distortion component and is more than 15 dB below the desired second harmonic. 
